Explaining the Gap between Theoretical Peak Performance and Real Performance for Supercomputer Architectures

Issue title: PARKBENCH Report, Public International Benchmarks for Parallel Computers PARKBENCH Committee

Article type: Research Article

Authors: SCHÖNAUER, W. | HÄFNER, H.

Affiliations: Rechenzentrum der Unirersität Karlsruhe, Postfach 6980, D-76128 Karlsruhe, Germany

Abstract: The basic architectures of vector and parallel computers and their properties are presented followed by a discussion of memory size and arithmetic operations in the context of memory bandwidth. For a single operation micromeasurements of the vector triad for the IBM 3090 VF and the CRAY Y-MP/8 are presented, revealing in detail the losses for this operation. The global performance of a whole supercomputer is then considered by identifying reduction factors that reduce the theoretical peak performance to the poor real performance. The responsibilities of the manufacturer and of the user for these losses are discussed. The price-performance ratio for different architectures as of January 1991 is briefly mentioned. Finally a user-friendly architecture for a supercomputer is proposed.

Journal: Scientific Programming, vol. 3, no. 2, pp. 157-168, 1994