Searching for just a few words should be enough to get started. If you need to make more complex queries, use the tips below to guide you.
Article type: Research Article
Authors: Bourbakis, Nikolaos G. | Mortazavi, M.
Affiliations: AIIS Inc., Vestal, NY, USA
Abstract: This paper presents a VLSI design synthesis methodology based on the Geometria language. Geometria is a context-free language, which has the ability of floorplanning, compaction and automated synthesis of functional blocks at various levels of a VLSI integration, starting from the transistor level. The Geometria methodology used in this paper deals with the design synthesis of VLSI circuit layout. More specifically it accepts various user's inputs such as stick diagram, circuit schematics, Boolean expression, netlists, or natural language text expressions, and produces automatically the desirable VLSI layout. One of the major characteristics of Geometria is that it is an automated process for VLSI layout placement and synthesis of blocks at various levels of integration.
Keywords: design synthesis VLSI tools, context-free language, layout placement
Journal: Journal of Integrated Design & Process Science, vol. 9, no. 3, pp. 63-85, 2005
IOS Press, Inc.
6751 Tepper Drive
Clifton, VA 20124
USA
Tel: +1 703 830 6300
Fax: +1 703 830 2300
sales@iospress.com
For editorial issues, like the status of your submitted paper or proposals, write to editorial@iospress.nl
IOS Press
Nieuwe Hemweg 6B
1013 BG Amsterdam
The Netherlands
Tel: +31 20 688 3355
Fax: +31 20 687 0091
info@iospress.nl
For editorial issues, permissions, book requests, submissions and proceedings, contact the Amsterdam office info@iospress.nl
Inspirees International (China Office)
Ciyunsi Beili 207(CapitaLand), Bld 1, 7-901
100025, Beijing
China
Free service line: 400 661 8717
Fax: +86 10 8446 7947
china@iospress.cn
For editorial issues, like the status of your submitted paper or proposals, write to editorial@iospress.nl
如果您在出版方面需要帮助或有任何建, 件至: editorial@iospress.nl