Searching for just a few words should be enough to get started. If you need to make more complex queries, use the tips below to guide you.
Article type: Research Article
Authors: Falamarzi, Rezaa | Bahrambeigy, Bahramb | Ahmadi, Mahmooda; * | Rajabzadeh, Amira
Affiliations: [a] Computer Engineering and Information Technology Department, Razi University, Kermanshah, Iran. E-mails: rezafalamarzi@gmail.com, m.ahmadi@razi.ac.ir, rajabzadeh@razi.ac.ir | [b] Information Technology Department, Islamic Azad University of Kermanshah, Kermanshah, Iran. E-mail: bahramwhh@gmail.com
Correspondence: [*] Corresponding author. E-mail: m.ahmadi@razi.ac.ir.
Abstract: Software solutions are not effective to be used in network applications because of their low throughput. By employing hardware implementation on FPGA, not only sufficient flexibility is achieved but also the throughput is increased considerably. In this paper, two multi-core architectures are proposed for Bloom filter and CRC as two main network processing core functions. These architectures called multi-core architecture with shared queue and multi-core architecture with private queue. The proposed architectures are implemented for 1, 2, 4, 8 and 16 cores. Experimental results show that multi-core architecture with private queue achieves higher throughput In comparison to the other one. As compared to Bloom filter, CRC application leads to less computational load and consequently more throughput. Moreover, Bloom filter is implemented on GPU and CPU and the results are compared with each other. When number of packets in GPU memory is 16384, the speedup achieved by GPU implementations using CUDA is about 274 times compared with CPU implementations. However, FPGA results outperform GPU, so that the throughput of the first architecture (shared queue) and second architecture (private queue) with 16 cores are almost 5.5 and 7.1 times higher than GPU throughput, respectively.
Keywords: Bloom filter, Cyclic Redundancy Check (CRC), Field-Programmable Gate Arrays (FPGA), Graphics Processing Unit (GPU), Multi-core/many-core processors
DOI: 10.3233/JHS-180583
Journal: Journal of High Speed Networks, vol. 24, no. 2, pp. 89-106, 2018
IOS Press, Inc.
6751 Tepper Drive
Clifton, VA 20124
USA
Tel: +1 703 830 6300
Fax: +1 703 830 2300
sales@iospress.com
For editorial issues, like the status of your submitted paper or proposals, write to editorial@iospress.nl
IOS Press
Nieuwe Hemweg 6B
1013 BG Amsterdam
The Netherlands
Tel: +31 20 688 3355
Fax: +31 20 687 0091
info@iospress.nl
For editorial issues, permissions, book requests, submissions and proceedings, contact the Amsterdam office info@iospress.nl
Inspirees International (China Office)
Ciyunsi Beili 207(CapitaLand), Bld 1, 7-901
100025, Beijing
China
Free service line: 400 661 8717
Fax: +86 10 8446 7947
china@iospress.cn
For editorial issues, like the status of your submitted paper or proposals, write to editorial@iospress.nl
如果您在出版方面需要帮助或有任何建, 件至: editorial@iospress.nl